I. INTRODUCTION HE USE OF buried-channel (BC) MOSFET transis-
T tors results in improved performance both in digital and analog circuits. This is due to several properties such as lower excess noise in low frequencies, lower gate capacitance, and higher channel mobility compared to a standard MOS transistor. A BCMOSFET is usually realized by implanting the channel region of a MOS transistor, with impurities of opposite type to the substrate doping. The characteristics of the implanted layer (doping level and depth) may be such, that for vsb = 0 and an accumulation of carriers identical to the majority carriers at the source (near the Si-Si02 interface), the implanted layer is not fully depleted. In such a case, the device cannot be modeled as an enhancement-mode MOS transistor with an appropriate shift in the threshold voltage. The same conclusion applies also to the noise phenomena in the device, and particularly to the thermal noise.
Though BCMOSFET is being used extensively in analog circuits, only a limited amount of work, dealing with the noise phenomena of the device, has been done so far. Measurement results have been presented for both room temperature [I] , [2] and low temperatures [3] , but no noise model has been formulated.
This paper presents a model for the thermal noise in 0018-9383/92$03.00 0 1992 IEEE long-channel BCMOSFET's. The model shows the dependence of the thermal noise performance on both device parameters and the four-terminal voltages. The starting point for the noise model of a semiconductor device is its current-voltage ( I -V ) characteristics. A dc analysis of a BCMOSFET that accounts for the finite channel depth has been introduced by Edwards and Marr [4]. Since then, several I-V models have been derived, dealing with additional effects such as diffusion currents [5] and mobility degradation [6] . Recently, a comprehensive dc, ac, and transient SPICE models have been presented [7] . A simple and rather accurate model was formulated by ElMansy [8] . This model distinguishes between five regions of operation defined by different combinations of conditions (accumulation, depletion, inversion)' at the Si-Si02 interface along the channel. Using this model as a starting point enables us to obtain analytic noise relations, which are valid for all regions of operation.
The five regions of operation and the charge-potential relations required for the noise model derivation are briefly reviewed in Section 11. The noise model is derived in Section 111, and in Section IV measurement results are presented followed by a discussion.
DEVICE DESCRIPTION AND ANALYSIS
Two cross sections of n-channel BCMOSFET are shown in Fig. 1 . The boundaries of the depletion regions on both sides of the conducting channel are illustrated. Fig. l(a) describes a BCMOSFET in a condition of accumulation at source-depletion at drain. Near the source, the conductance is due to the accumulation layer near the interface and the free carriers that flow through the neutral region of the channel. The mobilities of these two types of carriers are ps and pb, respectively, and are assumed to be independent of vertical and horizontal electric fields. For higher values of V, the accumulation layer will spread towards the drain electrode, until we obtain a condition of accumulation along the entire surface.
In Fig. l(b) the BCMOSFET is in a condition of inversion at source-depletion at drain. The inversion layer is electrically connected to the substrate, screening the channel from any change in the gate potential. For sufficiently low values of V,, a condition of inversion along the entire suqace is reached. The fifth condition, i.e., depletion along the entire suqace, is achieved for medium values of gate voltage. At all operating conditions the channel conductivity is given by where Q, is the accumulation layer charge and Qm is the free charge in the neutral region of the channel. Derivation of the noise model requires the formulation of these charges at each point along the channel. 
A. Potentials and Charges
convenient to use the following electrostatic potentials
In order to obtain the required charge densities, it is
and Vb is the bulk voltage. $ ( y ) takes the values $s and qd at the source and drain terminals, respectively. Since $( y) is a one-to-one transformation, one can use $ instead of the coordinate y whenever necessary. Vfb is defined as the flat-band voltage with respect to the implanted channel. The implanted channel doping profile can be modeled by an equivalent box representation [9] , having width Xi and doping No such that total implanted charge is given by
Using the gradual channel approximation we can solve the one-dimensional Poisson equation, and obtain the following results for Qj and Qd: e,($> = Kc 4 (6) fK" a, For submicrometer devices, the gradual channel approximation is not applicable and a two-or three-dimensional analysis should be employed.
Using (5)- (7), the free carriers concentration in the neutral region is given by
The accumulation charge Qa is given by we obtain from (1 1)
We are usually interested in the current noise spectrum in the channel or in the voltage noise spectrum referred to the gate. From (12) we obtain the current noise spectrum in the channel AZd This result can also be derived in a different way [ 
121.
Using (1) and (5)- (9), the channel conductivity g($) for accumulation, depletion, and inversion at a certain point along the channel is given by 2) Inversion at source, depletion at drain.
Range of gate potential:
where $id is the potential which separates the inverted and depleted sections in the channel.
3) Depletion along the entire surface. Range of gate potential: -Kn& < $, I $S.
4) Accumulation at source, depletion at drain.
Range of gate potential: $, < 4,
I&2 (21) 5) Accumulation along the entire surface.
The current noise spectra given in (17)-(22) are functions of the three potentials, namely $s, $d, and $g. Assuming no velocity saturation effects, the saturation potential $d. Sat is given by setting Qm = 0 [8]. As a result, the following equation has to be solved when the surface is depleted:
when the surface near the drain is inverted $d, sat is given bv
In both cases we should replace $d with $d, sat in the noise spectra relations. The validity of this substitution is proved experimentally.
IV. RESULTS AND DISCUSSION
The thermal noise of a buried-channel transistor has been measured, using the experimental setup described in Fig. 3 . The BCMOSFET is operated as a source-follower, driving a low-noise voltage amplifier. This setup is different from the commonly used one, where the transistor is connected in a common source configuration, driving a transimpedance amplifier. Operating the BCMOSFET as a source-follower has the following advantages:
When the amplifier's current noise is negligible, its noise contribution remains constant at a given measurement frequency. In the transimpedance configuration, the noise contribution of the amplifier depends on the drain conductance gd of the measured device. This noise component can be significant when Vd < Vd,sat and it varies remarkably as a function of channel current.
The transistor gate voltage does not have to be controlled for different bias currents. Using the transimpedance configuration requires control of the gate voltage, manually or by a feedback circuit.
The main disadvantage of this setup is that the amplification ability of the transistor is not exploited, hence a very-low-noise voltage amplifier is needed. A special lownoise amplifier was realized using discrete devices with a JFET input transistor. The high frequency (f > 10 kHz) voltage noise spectrum, referred to the amplifier input terminal, is 0.9 nV/& and the current noise is negligible.
This setup was used to measure the voltage noise spectrum referred to the gate electrode Sv, which is useful data for analog circuit design. For low values of Vds (the transistor is in the linear region) the noise spectrum at the The measured transistors are n-channel BCMOSFET's that were fabricated by a commercial fabrication facility (ORBIT). The substrate doping is NA = 3.5 x lot4 cmP3 and the channel implantation can be modeled by a box profile having a depth of Xi = 0.5 pm and a doping of No = 1.8 x 10l6 cmP3. The transistor has a drawn width and length of 100 and 10 pm, respectively. The lateral diffusion of the source-drain, under the gate electrode is Ld = 0.25 pm which makes the transistor effective length equ$ to L = 9.5 pm. The gate oxide thickness is tox = 400 A leading to a gate capacitance of Cox = 8.6 x loP8 F/cm2. The channel and surface mobilities have been measured using the gd method [I 11, obtaining p b = 1080 cm2/(V * s) and p, = 510 cm2/(V s). These mobilities are assumed to have constant values. The extracted flat-band voltage with respect to the implanted channel is Vfb = The voltage noise spectrum was measured at an ambient temperature of T = 298 K and a frequency of 90 kHz. For each operating point, the entire spectrum was measured to ensure that the low-frequency noise does not interfere with the thermal noise. The total gain of the system including the transistor and the amplifier (required for S , measurements), was measured by applying a 90-kHz voltage signal of 5-mV amplitude to the transistor gate electrode. For S , measurements this signal was applied to the amplifier input terminal. This procedure was followed for each operating condition of the BCMOSFET. 
S, of a MOS transistor is shown for comparison (dashed line).
(dashed line). This spectrum is calculated according to the simple relation
The two transistors have the same physical dimensions W = 100 pm and L = 9.5 pm and are assumed to have identical properties such as p, and Cox. The transistors operate under the same bias conditions of V, = 0 and Vd = 6 V > Vd,sat. As a result, we obtain a state of depletion along the entire suqace in the BCMOSFET. The noise behavior of the two transistors is similar but the MOS transistor has a lower Svg for all values of I,. This fact is due to the lower transconductance g, of a BCMOSFET which is the result of the depletion layer capacitance C, in series with the gate oxide capacitance Cox. The lower gate-channel capacitance reduces the conductivity modulation caused by a change of the gate voltage. This reduction in the transconductance occurs in spite of the higher channel mobility pb of the BCMOSFET with respect to the surface mobility V and a drain current Id = 50 p A , an inversion layer appears at the Si-Si02 interface near the source terminal when V, I 2.7 V. The onset of inversion near the source is easily determined by the sharp decrease in the g , of the BCMOSFET as a function of Vb. The potential of the inversion layer equals the substrate potential. The inversion charge interacts with the majority carriers in the substrate, through a path which is perpendicular to the direction of the current flow in the channel as shown in Fig. 8 . The influence of the inversion layer on transistor operation is due to screening of the conducting channel from the gate electrode. The transconductance ( 8, ) of the BCMOSFET decreases when the inversion layer spreads along the channel and it becomes zero when a state of inversion along the entire channel is reached. For Vh = 2.3 V the floor level of the measured S, (Fig. 7, curve b) is equal to the voltage noise spectrum calculated by the model (Fig. 7, curve a ) . Before the appearance of the inversion layer, the low-frequency noise of the device is dramatically increased, screening the thermal noise. This effect is clearly illustrated in Fig. 7, curves c , d , and e which correspond to bulk voltages of 2.55, 2.6, and 2.65 V, respectively. The curves g and h correspond to bulk voltages of 2.75 and 2.8 V , respectively. For these values of Vb we obtain inversion at source-depletion at drain. The increase is probably caused by a trap level at the surface depletion region, which becomes active due to band bending near the interface before inversion is reached. This phenomenon calls for high-frequency measurements of the thermal noise in BCMOSFET's operating in inversion at source-depletion at drain or in inversion along the entire surface. However, high-frequency effects interfere with this measurement. These effects are due to the finite resistance of the inversion layer. In low frequencies, modulation of the gate voltage is followed by corresponding variations of the inversion charge, while the depletion charge under the inversion layer is not affected. In high frequencies, the inversion charge fails to communicate with the majority carriers in the substrate, through the resistive path shown on Fig. 8 . In such case, the depletion charge must change, in order to maintain the overall quasi-neutrality and a modulation of the channel current Z , follows. The noise model does not account for these high-frequency effects because it is based on the I-V characteristics. Therefore, the high-frequency noise in inversion cannot be expected to fit the calculated results.
V. CONCLUSIONS
A new model for the thermal noise in BCMOSFET has been presented. Noise measurements have been performed, and a good agreement has been found between experimental results and model predictions. The voltage noise spectrum referred to the gate electrode Svg has been measured as a function of drain voltage V, for a constant channel current I d . As expected, the Sv8 has a minimum constant value when the transistor is saturated, and in-
shows a behavior similar to a standard MOS transistor. However, the voltage noise level referred to the input gate of a BCMOSFET is higher. Measurements of Sv8 near the onset of inversion show a significant increase of SvR caused both by increase of lowfrequency noise and the rapid decrease of g, which implies that we should stay away from inversion to obtain good noise performance. The analytic results obtained and the supporting noise measurements can be used to optimize the design of low-noise analog circuits based on BCMOSFET's. -.
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Using (13) and (A8) we obtain (14).
